

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/939,253	<u> </u>	08/24/2001	James M. Derderian	4830US (01-0106)	2189
24247	7590	10/21/2005		EXAM	INER
TRASK BRITT			WILLIAMS, ALEXANDER O		
P.O. BOX 2	2550				
SALT LAK	E CITY,	UT 84110		ART UNIT	PAPER NUMBER
	·			2826	
				DATE MAILED: 10/21/2009	ς .

Please find below and/or attached an Office communication concerning this application or proceeding.

		\mathscr{O}
	Application No.	Applicant(s)
	09/939,253	DERDERIAN, JAMES M.
Office Action Summary	Examiner	Art Unit
	Alexander O. Williams	2826
The MAILING DATE of this communication Period for Reply	n appears on the cover sheet with	the correspondence address
A SHORTENED STATUTORY PERIOD FOR R WHICHEVER IS LONGER, FROM THE MAILIN - Extensions of time may be available under the provisions of 37 C after SIX (6) MONTHS from the mailing date of this communicatio - If NO period for reply is specified above, the maximum statutory p - Failure to reply within the set or extended period for reply will, by Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	IG DATE OF THIS COMMUNICA FR 1.136(a). In no event, however, may a rep on. period will apply and will expire SIX (6) MONTH statute, cause the application to become ABAI	ATION. ly be timely filed IS from the mailing date of this communication. NDONED (35 U.S.C. § 133).
Status		
1) Responsive to communication(s) filed on	10 August 2005.	
	This action is non-final.	
3) Since this application is in condition for all		s, prosecution as to the merits is
closed in accordance with the practice un	· ·	
Disposition of Claims		
4) ⊠ Claim(s) 1-39 and 41-67 is/are pending in 4a) Of the above claim(s) 14 to 16, 27 to 3 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1 to 13, 17-26, 31 to 33, 37 to 39 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction a	30, 34 to 36, 41 and 48 to 67 is/a 9 and 42 to 44 is/are rejected.	e withdrawn from consideration.
Application Papers		
9)☐ The specification is objected to by the Exa	miner.	•
10) The drawing(s) filed on is/are: a)	accepted or b) objected to by	the Examiner.
Applicant may not request that any objection to	o the drawing(s) be held in abeyance	e. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the call 11). The oath or declaration is objected to by the	•	•
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for for a) All b) Some * c) None of: 1. Certified copies of the priority documents of the priority documents. Copies of the certified copies of the application from the International But * See the attached detailed Office action for the second company.	ments have been received. ments have been received in App priority documents have been re ureau (PCT Rule 17.2(a)).	olication No eceived in this National Stage
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-94 3) Information Disclosure Statement(s) (PTO-1449 or PTO/S	(B/08) 5) Notice of Info	Mail Date ormal Patent Application (PTO-152)
Paper No(s)/Mail Date 1/27/04.	6) Other:	•

Application/Control Number: 09/939,253 Page 2

Art Unit: 2826

Serial Number: 09/939253 Attorney's Docket #: 4830US(01-0106)

Filing Date: 8/24/01;

Applicant: Derderian

Examiner: Alexander Williams

Applicant's Response filed 8/10/05 have been acknowledged. The claims being examined are claims 1 to 13, 17-26, 31 to 33, 37 to 39 and 42 to 44.

This application contains claims 14 to 16, 27 to 30, 34 to 36, 41 and 48 to 67 drawn to an invention non-elected without traverse in Paper No. 11.

Claims 40 and 68 to 102 have been canceled.

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Initially, and with respect to claims 1 and 19, note that a "product by process" claim is directed to the product per se, no matter how actually made, In re Hirao, 190 USPQ 15 at 17 (footnote 3). See also In re Brown, 173 USPQ 685; In re Luck, 177 USPQ 523; In re Wertheim, 191 USPQ 90 (209 USPQ 554 does not deal with this issue); In re Fitzgerald, 205 USPQ 594, 596 (CCPA); In re Marosi et al., 218 USPQ 289 (CAFC); and most recently, In re Thorpe et al., 227 USPQ 964 (CAFC, 1985) all of which make it clear that it is the final product per se which must be determined in a "product by process" claim, and not the patentability of the process, and that, as here, an old or obvious product produced by a new method is not patentable as a product, whether claimed in "product by process" claims or not. Note that Applicant has burden of proof in such cases as the above case law makes clear.

Claims 1 to 10, 17, 19 to 26, 33, 37 to 39 and 42 to 44 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakanishi et al. (U.S. Patent Application Publication # 2001/0013643).

For example, in claim 1, Nakanishi et al. (figures 1 to 12) specifically figure 9 show a semiconductor device for use in a stacked multi-chip assembly, comprising: a semiconductor die 2; and a dielectric spacer layer 24,25 formed on and secured to at least a portion of a surface of said semiconductor die and protruding from the surface substantially a predetermined distance

Art Unit: 2826

that said semiconductor die and an adjacent semiconductor die 1 of said stacked multi-chip assembly are to be spaced apart from one another, the dielectric spacer layer protruding form the surface substantially the predetermined distance, at least one intermediate conductive element 8a is secured to a bond pad of the semiconductor die, said spacer layer including voids (space between the two ends of 24,25) communicating with a lateral periphery thereof. Applicant's claim language of "the dielectric spacer layer protruding from the surface substantially the predetermined distance before at least one intermediate conductive element is secured to a bond pad of the semiconductor die" is considered product by process language in the examination of a product claim. Therefore, the Examiner is interested in finding the claimed final structure in the claim language. Whether the dielectric spacer layer is processed before or after the at least one intermediate conductive element is secured to a bond pad is does not change the final structure of the device and therefore the language has been considered is given little weigh in the examination of the claims in finding the claimed final structure..

For example, in claim 19, Nakanishi et al. (figures 1 to 12) specifically figure 9 show a semiconductor device assembly, comprising: a first semiconductor device 2; a nonconfluent spacer layer 24,25 comprising dielectric material secured to a surface of said first semiconductor device, a second semiconductor device 1 positioned over said first semiconductor device, a surface of said second semiconductor device being secured to said nonconfluent spacer layer. Applicant's claim language of "a nonconfluent spacer layer comprising dielectric material secured to a surface of said first semiconductor device and, **prior to** securing an intermediate conductive element to any of the bond pads, protruding from the active surface substantially a same distance the active surface of the first semiconductor device is to be spaced apart from the back side of a semiconductor device" is considered product by process language in the examination of a product claim. Therefore, the Examiner is interested in finding the claimed final structure in the claim language. Whether the nonconfluent spacer layer is processed before or after the securing the intermediate conductive layer element (wire) to any of the bond pads does not change the final structure of the device and therefore the language is given little weigh in the examination of the claims.

As to the grounds of rejection under section 103, see MPEP § 2113.

In claim 37, Nakanishi et al. (figures 1 to 12) specifically figure 9 show a substrate 5 upon which one of said first semiconductor device 2 and said second semiconductor device 1 is positioned.

In claim 38, Nakanishi et al. (figures 1 to 12) specifically figure 9 show at least one bond pad of at least one of said first semiconductor

Art Unit: 2826

device 2 and said second semiconductor device 2 is in communication with a corresponding contact area of said substrate 5.

In claim 39, Nakanishi et al. (figures 1 to 12) specifically figure 9 show the substrate comprising at least one of a circuit board, an interposer, another semiconductor device, and leads 5.

As to the grounds of rejection under section 103, see MPEP § 2113.

Claims 11 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakanishi et al. (U.S. Patent Application Publication # 2001/0013643) in view of Smith, Jr. et al. (U.S. Patent # 6,049,370).

Nakanishi et al. show the features of the claimed invention as detailed above, but fail to explicitly show a spacer layer comprising polymer, where as the polymer comprises a photoimageable polymer. Shimi does discloses that the jumper strips 50A, 50B, and 50C can be made of a variety of insulative materials and by a variety of techniques. For example, they can be fabricated from a resin tape or a sheet of fiberglass impregnated with an epoxy resin using conventional circuit tape or PCB fabrication techniques. Photoimageable polymer is defined to be a photoresist polymer.

Smith, Jr. et al. is cited for showing liquid crystal light valvue using internal, fixed spacers. Specifically, Smith, Jr. et al. (figures 2 to 5) specifically figure 3 discloses a ariety of materials may be used to form the spacer pads 40, including an oxide, such as silica or indium tin oxide, a metal, such as chromium, aluminum, or gold, and polymers, such as polyimides or photoresist materials for the purpose of giving spacing between electrical connecting materials.

Therefore, it would have been obvious to one of ordinary skill in the art to use Smith, Jr. et al.'s photoresist polymer

Art Unit: 2826

spacer to modify Nakanishi et al.'s spacers for the purpose of giving spacing between electrical connecting materials.

Claims 18 and 31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakanishi et al. (U.S. Patent Application Publication # 2001/0013643) in view of Blanton (U.S. Patent # 5,220,200).

Initially, it is noted that the 35 U.S.C. § 103 rejection based on a dielectric spacer layer and a plurality of at least partially superimposed, contiguous, adhered sublayers deals with an issue (i.e., the integration of multiple pieces into one piece or conversely, using multiple pieces in replacing a single piece) that has been previously decided by the courts.

In <u>Howard v. Detroit Stove Works</u> 150 U.S. 164 (1893), the Court held, "it involves no invention to cast in one piece an article which has formerly been cast in two pieces and put together...."

In <u>In re Larson</u> 144 USPQ 347 (CCPA 1965), the term "integral" did not define over a multi-piece structure secured as a single unit. More importantly, the court went further and stated, "we are inclined to agree with the solicitor that the use of a one-piece construction instead of the [multi-piece] structure disclosed in Tuttle et al. would be merely a matter of obvious engineering choice" (bracketed material added). The court cited <u>In re Fridolph</u> for support.

In re Fridolph 135 USPQ 319 (CCPA 1962) deals with submitted affidavits relating to this issue. The underlying issue in In re Fridolph was related to the end result of making a multi-piece structure into a one-piece structure. Generally, favorable patentable weight was accorded if the one-piece structure yielded results not expected from the modification of the two-piece structure into a single piece structure. Nakanishi et al. dielectric layer can be a plurality of at least partially superimposed, contiguous, adhered sublayers.

Art Unit: 2826

Blanton is cited for showing provision of substrate pillars to maintain chip standoff. Specifically, Blanton (figures 1 to 3) specifically figure 3 discloses dielectric layer can be a plurality of at least partially superimposed, contiguous, adhered sublayers for the purpose of providing standoff means to space an integrated circuit.

Therefore, it would have been obvious to one of ordinary skill in the art to use the dielectric spacer layer and a plurality of at least partially superimposed, contiguous, adhered sublayers as "merely a matter of obvious engineering choice" as set forth in the above case law. However, it would have been obvious to one of ordinary skill in the art to use Blanton's series of layer to make a spacer to modify Nakanishi et al.'s spacers for the purpose of providing standoff means to space an integrated circuit.

Claims 11, 13 and 32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakanishi et al. (U.S. Patent Application Publication # 2001/0013643) in view of Mueller et al. (U.S. Patent # 6,316,786 B1).

Nakanishi et al. show the features of the claimed invention as detailed above, but fail to explicitly show a spacer layer comprising (all types) at least one of a glass, a silicon oxide, a silicon nitride, and a silicon oxynitride.

Mueller et al. is cited for showing an organic opto-electronic devices. Specifically, Mueller et al. (figures 1A to 3c) specifically figure 1B discloses space-en-line 13 and 15 comprising silicon nitride, Siliconoxynitride (SiON), organic compounds such as polyimides, aluminiumoxide, aluminiumnitride, or titaniumoxide, for example for the purpose of providing sufficient contact between the layers and damage between the layers are avoided.

Art Unit: 2826

Therefore, it would have been obvious to one of ordinary skill in the art to use Mueller et al.'s spacer to modify Nakanishi's spacers for the purpose of providing sufficient contact between the layers and damage between the layers are avoided.

Response

Applicant's arguments filed 3/28/05 have been fully considered, but are not found to be persuasive in view of the new grounds of rejections detailed above.

Field of Search	Date
U.S. Class and subclass:	9/9/02
257/686,685,777,778,784-787,734,737,738,723,730,773	2/22/03
	5/8/03
	8/18/03
	11/17/03
	5/4/04
	1/23/05
	5/1/05
	10/18/05
Other Documentation:	9/9/02
foreign patents and literature in 257//686,685,777,778,784-	2/22/03
787,734,737,738,723,730,773	5/8/03
	8/18/03
	11/17/03
	5/4/04
	1/23/05
	5/1/05
	10/18/05
Electronic data base(s):	9/9/02
U.S. Patents EAST	2/22/03
	5/8/03
	8/18/03
	11/17/03
	5/4/04
	1/23/05
•	10/18/05

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Alexander O Williams whose telephone number is (571) 272 1924. The examiner can normally be reached on M-F 6:30-7:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on (571) 272 1915. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

AOW 10/18/05

> Alexander Williams Primary Examiner